



# An Introduction to Power Supply Simulations with SIMPLIS

---

Christophe Basso  
Business Development Manager  
IEEE Senior Member


# Agenda

---

- SPICE and Power Converters
- The SIMPLIS Approach
- Transfer Functions
- Power Factor Correction
- Interactions with EMI Filter
- Monte Carlo Analysis
- Digital Compensation
- Design Example of a Flyback Converter

# The SPICE Engine

- SPICE is a linear solver in essence: any nonlinear behavior must be linearized
- SPICE samples at a variable timestep: it adjusts its course based on signals shapes
- Flat type of waveform: large timesteps are taken
- Change occurs: timestep reduction until enough precision is obtained




- Timestep control algorithm is an essential part of the engine:
  - ✓ It controls the number of iterations to find a solution
  - ✓ It checks that timestep reduction brings a precise solution – jump to next point or fail!



Highly time-consuming process!

# A Piece-Wise Linear Approach – Diode Example

- A diode is a nonlinear device affected by a variable dynamic resistance  $r_d$
- SPICE will have to linearize the component at every change in operating point



$$r_{d1} = \left. \frac{\Delta V_F}{\Delta I_F} \right|_{I_{F1}}$$

$$r_{d2} = \left. \frac{\Delta V_F}{\Delta I_F} \right|_{I_{F2}}$$

Operating points


$$I_F = I_s \left( e^{\frac{v_F}{nV_T}} - 1 \right)$$

$$\hat{i}_F \approx I_F \frac{\hat{v}_F}{nV_T}$$


$$r_d \approx \frac{nV_T}{I_F}$$

# A Switching Converter is a Nonlinear System

- A switching converter is exhibiting linear characteristics during  $t_{on}$  and  $t_{off}$




- The toggling event between the two networks introduces a discontinuity



# The Need for an Averaged Model

- An averaged model excludes the switching component by construction
- The simulation time is flashing and some models operate in ac and transient analyses
- What if I don't have an averaged model for my particular converter?




○ Always verify bias point!

✓ Target is 5 V:  $V_{out} = 5\text{ V}$

# An Accurate Bode Plot


- When the simulation is fine-tuned, matching with laboratory experiments is excellent
- One of the keys for success is to precisely extract parasitics such as capacitors ESRs



- ✓ Once the model is validated, you can explore stability margins on the computer

# A Frequency Response Analyzer with SPICE

- Some SPICE packages such as LTspice offer a means to measure the loop
- The circuit is switching and a signal is injected for ac-modulating the converter
- The source must be of sufficiently-low amplitude to avoid saturation



- ✓ Works ok for a narrow analysis band around crossover – starts at 15 kHz up to 30 kHz in this example
- ✓ Simulation time can be long, especially if one wants to reveal sharp resonances
- ✓ How to simulate PFC stages with sweep starting below 1 Hz and a 10-Hz crossover?



# Agenda

---

- SPICE and Power Converters
- The SIMPLIS Approach
- Transfer Functions
- Power Factor Correction
- Interactions with EMI Filter
- Monte Carlo Analysis
- Digital Compensation
- Design Example of a Flyback Converter

# A Time-Domain Simulator

- SIMPLIS is a time-domain simulator and operates with switching components
- Ac analysis is carried over a switching converter: no need for an averaged model
- Frequency response is revealed the same way as if it were carried in the laboratory




Ac source



Isolation transformer


# Two Segments are Enough for a Diode

- SIMPLIS uses a PWL approach where a component is modeled through segments
- Any change in operating point is modeled as a transition to another segment
- At any instant in simulation time, the system is always linear!



A two-segment model



More segments



A three-segment model



# Piece-Wise Linear Modeling of all Components

- Components can be modeled with accuracy to reflect real operating waveforms
- By selecting different levels, it is possible to gradually improve precision



# Passive Elements include Parasitics



- Typical elements such as capacitors can embed parasitics such as ESR or ESL
- Select the model level between 0 (the simplest) and 3 (the most comprehensive)



- ✓ Avoid over-populating your schematic with hidden properties
- ✓ You can also model bias-dependent capacitors



# Voltage- or Current-Dependent Passive Elements

- You can model any sort of behavior with a PWL element: resistor, capacitor or inductor
- A PWL resistor models a diode with a specific threshold and a dynamic resistance  $r_d$
- A saturating inductor showing the effects of too high a peak current
- ✓ Use realistic numbers for slopes, e.g. 10-100 mΩ not 1 pΩ!





# A Saturating Inductor is Easy to Model

- It is important to visualize the effects of core saturation in a simple way
- SPICE models featuring hysteresis effects like Jiles-Atherton are complicated to handle
- ✓ A few PWL lines and you have the shape of a saturating inductor



# Constant-Power Current Source


- A constant-power source is useful to determine the ripple current in a bulk capacitor
- Using Excel, it is possible to determine the absorbed current based on the on-going bias



- ✓ You can assess the rms current in the capacitor in worst-case situations
- ✓ Check the valley voltage corresponding to the minimum rectified dc input voltage

# Peak and Valley Voltages

- The valley voltage at the lowest input mains (85 V rms) is 64 V dc



Ripple current  
in the capacitor:  
 $I_{C,rms} = 1.6\text{ A}$



Constant power  
absorbed by the  
dc-dc converter

Rectified ripple  
voltage

- Design the converter for operating down to 64 V ( $\approx 55\text{ V}$  with margins)
- Failure to do so: output ripple, loss of regulation, protection latch

# Transient Time and Steady-State Operations

- A converter needs time to reach its steady-state regulated output
- Depending on compensation, the op-amp rails up and takes time to recover
- There can be a large overshoot which may need hundred of millisecond to damp





- Analysis should take place once the transient period is over: how long can it take?



# Periodic Operating Point or POP



- SIMPLIS uses a unique algorithm to meet the steady-state point in a record time
- The POP determines with the highest precision when the circuit is stabilized:
- ✓ Average voltage across inductors is 0 V and average current in capacitors is 0 A



- The POP trigger will synchronize the engine with the start of each periodic cycle
- A typical output can be a clock or a driver output for instance

# Find Steady-State Operation in a few Seconds


- When launched, the process finds the operating point very rapidly
- Once at steady-state, small-signal analysis can be initiated




- The process is extremely precise with a convergence precision down to 1 pA and 1 pV

# The Process of Finding the Right Point

- Select maximum switching period and instruct the engine when it starts its POP process
- The clock here is 100 kHz, then choose 15  $\mu$ s and go for 5 switching cycles





You can select various analyses from this panel



# Topology Changes

- SIMPLIS while performing POP calculation explores so-called *topologies*
- A topology represents a unique state which is solved and recorded
- As simulation progresses, known topologies are retrieved and reused to proceed



During simulation, multiple topologies are explored

```
*****
simplis VERSION 8.50, RELEASE Re1-21.50.2, Aug 09, 2021
Checking syntax of 'D:/christophe/Simplis/Future/Seminar/SIMPLIS_Data/simple buck.deck''
```

```
New topology #1
New topology #2
```

A starting operating point located.

```
Elapsed time : 0 hr 0 min 1 sec
CPU time : 0 hr 0 min 0.04 sec
Simulation time: 0.000000000000e+00 sec
```

PERIODIC OPERATING-POINT ANALYSIS

1<sup>st</sup> pass **unsuccessful**

```
New topology #3
New topology #4
New topology #5
New topology #6
New topology #7
```

```
PASS 1: 1.637373e+01 %
PASS 2: 9.162850e-14 %
```

2<sup>nd</sup> pass **successful**

```
Elapsed time : 0 hr 0 min 1 sec
CPU time : 0 hr 0 min 0.00 sec
Simulation time: 0.000000000000e+00 sec
```

Writing pertinent data files ...  
Leaving SIMPLIS.


# Agenda

---

- SPICE and Power Converters
- The SIMPLIS Approach
- Transfer Functions
- Power Factor Correction
- Interactions with EMI Filter
- Monte Carlo Analysis
- Digital Compensation
- Design Example of a Flyback Converter

# Running Small-Signal Analysis

- As long as a POP analysis is successful, small-signal analysis can be obtained
- ✓ Obtain frequency response like control-to-output, or loop gain/phase in seconds
- ✓ Work with all switching converters and those without an averaged model (LLC)




- A pulse-width modulator (PWM) is added to the sketch for duty ratio modulation
- Set source  $V_3$  to 1 and SIMPLIS automatically controls its amplitude

# The Steady-State Waveforms are First Obtained


- You can immediately verify that variables are within the expected range
- ✓ Measurements are available such as rms, average or peak values

Curve label	Name	Value
IC	RMS/cycle	1.6176011A




# Power Stage Response is the First Step

- The Bode plot for the power stage is obtained in a fraction of seconds
- Same for the PWM section which shows the effects of the propagation delay
- ✓ The 100-ns pure delay makes the converter a non-minimum phase system




$$H_0 = 20 \log \left( \frac{V_{in}}{V_p} \frac{R_L}{R_L + r_L} \right)$$



# Stepping Components Values

- It is interesting to assess the effects of varying a component value
- Multi-stepping provides a means to sweep a component value in transient or ac analyses



- See the effects of varying the load from 100 m $\Omega$  to 1  $\Omega$
- Check the impact of the equivalent series resistance

## Simulator menu – Multi Step setup

**Define SIMPLIS Multi-Step Analysis** ✕

Parameter name  
Enter the parameter name in the box below. For example, to sweep a resistor with parameter value **{Rload}**, enter **Rload** in the box below.

Parameter name

<p>Step parameters</p> <p>Start value <input type="text" value="100m"/></p> <p>Stop value <input type="text" value="1"/></p> <p>Number of steps <input type="text" value="10"/></p>	<p>Step type</p> <p><input type="radio"/> Decade <input checked="" type="checkbox"/> Group digital curves</p> <p><input checked="" type="radio"/> Linear <input type="radio"/> List <input type="button" value="Define List..."/></p>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Multi-core

Number of cores   Show console for each process



Number of physical cores: 4      Number of cores allowed by license: 1

Options


Save state      If checked, the simulator state will be saved for each step allowing snapshots and initial conditions to be applied to subsequent multi-step runs

# Simulation Results are Quickly Obtained

- You can immediately see the impact of parasitics on the transfer function
- Adopt the right compensation strategy to neutralize these variations



# Closed-Loop Simulations




A buck converter operated in CM

- In the laboratory, it is difficult to physically open the loop especially in high-gain systems
- Perturbing the system while operating in closed-loop is the way to go
- ✓ The ac source is of fixed amplitude and does not need adjustment
- ✓ The same circuit can be used for ac or transient tests

# Current Mode and Subharmonic Oscillations

- If the current loop is not properly compensated, instability at  $F_{sw}/2$  can happen
- By reducing the gain of the inner current loop, oscillations can be tamed




$$S_n = \frac{V_{in} - V_{out}}{L} R_i$$



$$m_c = 1 + \frac{S_e}{S_n}$$

External ramp



# Automatic Compensation is Possible

- It is possible to write macros automating components values calculations
- Read the power stage **magnitude** and **phase** at the selected **crossover frequency**

```

*
.VAR Vin=12
.VAR Vout=5
.VAR L=100u
.VAR Ri=160m
.VAR Ts=10u * please update clock and ramp generators *
*
.VAR Gfc=-20 * magnitude at crossover *
.VAR PS=-40 * phase lag at crossover *
*
* Enter Design Goals Information Here *
*
.VAR fc=10k * targetted crossover *
.VAR PM=60 * choose phase margin at crossover *
*
.VAR Sn={((Vin-Vout)/L)*Ri}
.VAR Sramp={1/Ts}
.VAR mc=1.5 * set this value for ramp comp *
.VAR Se={((mc-1)*Sn)}
.VAR kr={Se/Sramp}
*
* Determine the amount of compensation

```

```

* Enter the Values for Vout and Bridge Bias Current *
*
.VAR Ibias=1m
.VAR Vref1=2.5
.VAR Rlower={Vref1/Ibias}
.VAR Rupper={(Vout-Vref1)/Ibias}
*
* Do not edit the below lines *
.VAR boost=PM-PS-90
.VAR G=10^(-Gfc/20)
.VAR fp=(tan(boost*pi/180)+sqrt((tan(boost*pi/180))^2+1))*fc
.VAR fz=fc^2/fp
.VAR a=sqrt((fc^2/fp^2)+1)
.VAR b=sqrt((fz^2/fc^2)+1)
.VAR R2=((a/b)*G*Rupper*fp)/(fp-fz)
.VAR C1=1/(2*pi*R2*fz)
.VAR C2=C1/(C1*R2*2*pi*fp-1)
*

```

Pole-zero calculation

```

*
{ '*' }
{ '*' }
{ '*' } Rupper = {Rupper}
{ '*' } Rlower = {Rlower}
{ '*' } R2 = {R2}
{ '*' } C2 = {C2}
{ '*' } C1 = {C1}
{ '*' } Boost = {boost}
{ '*' } Fz = {Fz}
{ '*' } Fp = {Fp}
{ '*' } Sn = {Sn}
{ '*' } Se = {Se}
{ '*' } kr = {kr}
{ '*' }

```

Display values  
In the netlist

# Meeting the Right Crossover in a few Seconds

- SIMPLIS calculates the compensation values based on the adopted strategy
- It is then easy to explore other approaches with different crossover, margins etc.


## Simulator menu

```

Edit Netlist (before preprocess)
Edit Netlist (after preprocess)
Open/Close Command (F11) Window  F11
  
```




- \*
  - \* Rupper = 2500
  - \* Rlower = 2500
  - \* R2 = 84484.6310392954
  - \* C2 = 5.34187416193801e-10
  - \* C1 = 2.24506484641772e-10
  - \* Boost = 10
  - \* Fz = 8390.9963117728
  - \* Fp = 11917.5359259421
  - \* Sn = 11200
  - \* Se = 5600
  - \* kr = 0.056



# SIMPLIS is a Time-Domain Simulator

- With a clock source, cheat SIMPLIS and obtain ac-response of non-switching circuits
- A typical application is an automated compensator




Clock generator – Nyquist criterion applies

Automatic bias point calculation


```
.VAR Gfc=-10 * magnitude at crossover *
.VAR PS=-150 * phase lag at crossover *
*
* Enter Design Goals Information Here *
*
.VAR fc=1k * targeted crossover *
.VAR PM=70 * choose phase margin at crossover *
*
* Enter the Values for Vout and Bridge Bias Current *
*
.VAR Vout=12
.VAR Ibias=2m
.VAR Vref1=2.5
.VAR Rlower=Vref1/Ibias
.VAR Rupper=(Vout-Vref1)/Ibias
*
* Do not edit the below lines *
.VAR boost=PM-PS-90
.VAR Kf=(tan((boost/4+45)*pi/180))^2
.VAR fz1=fc/sqrt(Kf)
.VAR fz2=fc/sqrt(Kf)
.VAR fp1=fc*sqrt(Kf)
.VAR fp2=fc*sqrt(Kf)
*
.VAR G=10^(-Gfc/20)
.VAR a=sqrt((fc^2/fp1^2)+1)
.VAR b=sqrt((fc^2/fp2^2)+1)
.VAR c=sqrt((fz1^2/fc^2)+1)
.VAR d=sqrt((fc^2/fz2^2)+1)
.VAR R2=((a*b/(c*d))/((fp1-fz1))*Rupper*G*fp1
.VAR C1=1/(2*pi*fz1*R2)
.VAR C2=C1/(C1*R2*2*pi*fp1-1)
.VAR C3=(fp2-fz2)/(2*pi*Rupper*fp2*fz2)
.VAR R3=Rupper*fz2/(fp2-fz2)
.VAR G0=((R2*C1)/(Rupper*(C1+C2)))*c*d/(a*b) * Gain at fc sanity check *
```

# Confirming Bias Point and Frequency Response

- The simulation confirms the applied voltage for regulation is 12 V
- Frequency response shows the wanted 10-dB gain at 1 kHz




Dc value confirming the 12-V target




Compensator response

# Explore Complicated Converters

- Any converter can be simulated to determine the control-to-output transfer function
- Start with a simple circuit for which the POP is easily obtained
- Then add more comprehensive models to see 2<sup>nd</sup>- and 3<sup>rd</sup>-order effects




Charge-controlled LLC with NCP4390




# Obtain the Transfer Function Instantly

- Any converter can be simulated to determine the control-to-output transfer function
- Start with a simple circuit for which the POP is easily obtained
- Then add more comprehensive models to see 2<sup>nd</sup>- and 3<sup>rd</sup>-order effects



Power stage small-signal response



Compensated loop gain (10 kHz  $f_c$ )


# Agenda

---


- SPICE and Power Converters
- The SIMPLIS Approach
- Transfer Functions
- Power Factor Correction
- Interactions with EMI Filter
- Monte Carlo Analysis
- Digital Compensation
- Design Example of a Flyback Converter

# Power Factor Correction

- Power factor correction simulation places a heavy burden on computers
- High-frequency events spread across several tens of mains cycles imply simulation power
- SPICE users simulate only a small portion of the operations





48-V/100-W single-stage QR flyback converter



# Averaged Model Alternative


- Averaged models are an alternative for transient and ac analyses
- The switching component has disappeared and they simulates fast
- Convergence issues are likely to appear depending on model robustness



Averaged model of the single-stage QR flyback converter

# Cycle-by-Cycle Simulations with SIMPLIS

- SIMPLIS lets you examine the frequency response using a fixed dc bias
- This dc level equals the rms value of the input voltage, e.g. 230 V dc for a 230-V<sub>ac</sub> input
- You can test the operating point and obtain the small-signal response in a few seconds





Constant on-time VM boost converter

- ✓ Works for operating point determination
- ✓ Can give the small-signal response of the control-to-output transfer function
- ✓ Simulates in 1 s!

# Operating Point and Ac Response

- The operating point lets you check that the converter regulates properly
- The POP process works fine with the dc input but would fail with a sinewave input
- Use multi-tone ac analysis instead




# Transient Simulations

- With a sinusoidal input you can run simulations in the long range
- ✓ Check input current distortion and transient response in different conditions




Ac source




# Dynamic Performance

- The transient response can be quickly assessed at low- and high-line input voltages
- The available granularity allows you to zoom-in and precisely look at switching events



200-mA load step at  $V_{in} = 265$  V rms



200-mA load step at  $V_{in} = 100$  V rms

# Explore Distortion and Harmonics

- SIMPLIS lets you interpolate data and choose different apodization windows
- You can also easily evaluate the input current distortion

Fourier   DefineCurve   Axis Scales   Axis Labels

Method

FFT

Continuous Fourier

Plot

Magnitude

dB

Phase

Frequency display

Default resolution

Resolution/Hz 2

Start freq./Hz 2

Stop freq./Hz 2k

Log X-Axis

FFT interpolation

Num. points 4096

Order 2

Signal info

Know fundamental frequency

Frequency 50

The spectrum will be calculated using an exact number of cycles of the fundamental frequency

Data span

Use all data

Specify

Start 300m

End 800m

Window


Rectangular

Hanning

Hamming

Blackman

Estimated calculation time: 0.000737




# Agenda

---

- SPICE and Power Converters
- The SIMPLIS Approach
- Transfer Functions
- Power Factor Correction
- Interactions with EMI Filter
- Monte Carlo Analysis
- Digital Compensation
- Design Example of a Flyback Converter

# Impedance Association


- A converter fed by an EMI filter will see its transfer functions affected:
- ✓ The control-to-output transfer function can have degraded margins
- ✓ The output impedance of the converter can be significantly changed
- Always confirm stability is not at stake when the filter is installed



# A Negative Resistance

- The *incremental* or *small-signal* resistance of a closed-loop converter is negative
- When associated with an EMI filter, a mechanism for oscillations exists
- Considering a 100%-efficient converter, we have:  $P_{out} = P_{in} \longrightarrow I_{in}V_{in} = I_{out}V_{out}$
- In closed-loop operations,  $P_{out}$  is constant, no link to  $V_{in}$   
Infinite rejection

$$\longrightarrow I_{in}(V_{in}) = \frac{P_{out}}{V_{in}}$$



Calculate slope



$$\frac{dI_{in}(V_{in})}{dV_{in}} = \frac{d\left(\frac{P_{out}}{V_{in}}\right)}{dV_{in}} = -\frac{P_{out}}{V_{in}^2}$$



The incremental input resistance is negative

$$R_{in} = -\frac{V_{in}^2}{P_{out}}$$

# A Simple Example


- Losses in the EMI filter are illustrated by a damping ratio  $\zeta$  or a quality factor  $Q$
- If losses are exactly compensated by a negative resistance, you built an oscillator

$$H(s) = H_0 \frac{1 + s/\omega_z}{\frac{s^2}{\omega_0^2} + \frac{s}{\omega_0 Q} + 1} \quad Q = \frac{1}{2\zeta} \rightarrow \text{If ohmic losses are gone, the damping ratio is zero, } Q \text{ is infinite.}$$



# Conditions for Stability

- The front-end filter and the downstream converter can be modeled with a minor loop
- This loop reflects the action of an impedance divider





- In this particular arrangement, the Nyquist criterion applies for stability assessment

$$V_{in}(s) = V_{th}(s) \frac{1}{1 + \frac{Z_{th}(s)}{Z_{in}(s)}} \left. \begin{array}{l} \frac{Z_{th}(s)}{Z_{in}(s)} = -1 \\ \left| \frac{Z_{th}(s)}{Z_{in}(s)} \right| = 1 \text{ and } \angle \frac{Z_{th}(s)}{Z_{in}(s)} = -180^\circ \end{array} \right\} \begin{array}{l} \text{Conditions for} \\ \text{oscillations} \end{array}$$

# Simulating an Output Impedance

- Once the EMI filter has been determined, you must plot its output impedance
- ✓ Check the presence of peaks in the transfer function
- ✓ Calculate the necessary damping in case of too high a peaking





Output impedance  
magnitude and phase

10kHz/div


# Simulate the Closed-Loop Input Impedance

- You must now check the input impedance of the converter once stabilized
- Identify the overlap areas and check if sufficient margins exist
- If margins are too thin or if overlaps exist, filter damping is mandatory




# Check Input Voltage in Load Step

- Once the filter is installed, check the transient response to see the effects
- With current-mode control, oscillations may be observed on the input rail



Transient response without EMI filter



Transient response with EMI filter

# Optimally Damping the Filter

- It is possible to show that an optimal  $RC$  damper exists to reduce the peaking
- Determine the values of  $R$  and  $C$  to meet a maximum peak of  $20\text{ dB}\Omega$  or  $10\ \Omega$
- Based on R.D. Middlebrook method,  $R = 6\ \Omega$  and  $C = 5.45\ \mu\text{F}$

Optimal damping calculations

$Z_{0\text{mm}} := 10\ \Omega$  target

$$R_0 := \sqrt{\frac{L_1}{C_3}} = 4.613\ \Omega$$


$$\frac{Z_{0\text{mm}}}{R_0} = \sqrt{\frac{2 \cdot (2 + n)}{n^2}}$$

$$n := \frac{R_0 \cdot (R_0 + \sqrt{R_0^2 + 4 \cdot Z_{0\text{mm}}^2})}{Z_{0\text{mm}}^2} = 1.16$$

$$Q_{\text{opt}} := \sqrt{\frac{(4 + 3 \cdot n)(2 + n)}{2 \cdot n^2 \cdot (4 + n)}} = 1.305$$

$$C_{\text{damp}} := C_3 \cdot n = 5.45\ \mu\text{F}$$

$$R_{\text{damp}} := R_0 \cdot Q_{\text{opt}} = 6.02\ \Omega$$




- ✓ Rather than determining  $R$  alone and making  $C$  10x the EMI cap., determine the optimal  $RC$  couple to meet the wanted peak


Damped output impedance magnitude and phase

# Damper is Installed and Oscillations are Tamed

- The  $RC$  network is installed across the original capacitor
- Watch for power dissipation as  $R_{12}$  will dissipate ac power



The damper is installed across the original EMI capacitor




The transient response is clean

1mSecs/div


# Cascading Converters

- When power stages are associated, check interaction between converters
- The criterion involving the output and input impedance applies




# A Stable Response

- You must individually plot output and input impedances of the boost and buck stages
- Then check the stability of the downstream converter in different operating conditions



Closed-loop output/input impedances overlap check



Buck open-loop gain after addition of the damped filter

# Agenda

---

- SPICE and Power Converters
- The SIMPLIS Approach
- Transfer Functions
- Power Factor Correction
- Interactions with EMI Filter
- **Monte Carlo Analysis**
- Digital Compensation
- Design Example of a Flyback Converter

# Transfer Function Sensitivity

- The loop gain of a converter involves a power stage and a compensator
- The power stage response is affected by parasitics and the modulator stage
- The compensator response depends on components tolerances including the op-amp
- ❖ How will crossover, phase and gain margins be preserved along the production cycle?


CM buck power stage      Type 2 filter

$$T(s) \approx H_0 \frac{1 + \frac{s}{\omega_{z_1}}}{1 + \frac{s}{\omega_{p_1}} + \frac{s}{\omega_n Q} + \left(\frac{s}{\omega_n}\right)^2} \frac{1}{1 + \frac{s}{\omega_p}} G_0$$

$$H_0 = \frac{R}{R_i} \frac{1}{1 + \frac{RT_{sw}}{L_2} [m_c(1-D) - 0.5]} \quad \omega_{z_1} = \frac{1}{r_c C_3} \quad m_c = 1 + \frac{S_e}{S_n} \begin{matrix} \text{Artificial} \\ \text{ramp} \end{matrix}$$

$$\omega_{p_1} = \frac{1}{RC_3} + \frac{T_{sw}}{L_2 C_3} [m_c(1-D) - 0.5] \quad \omega_n = \frac{\pi}{T_{sw}} \quad Q = \frac{1}{\pi [m_c(1-D) - 0.5]} \begin{matrix} \text{Inductor on-} \\ \text{slope} \end{matrix}$$

Sensitivity analysis to all elements!





$$\left. \frac{\partial |T(R_i)|}{\partial R_i} \right|_{f=f_c}$$




$$\left. \frac{\partial \angle T(R_i)}{\partial R_i} \right|_{f=f_c}$$

# Statistical Parameters Variations

- A Monte Carlo analysis is a multivariate modeling technique
- Assign tolerances to components, see how combinations affect a variable
- Check dispersion on crossover frequency, phase and gain margins




- Chose distribution type like gaussian (normal), uniform or corner (WCA)




# Monte Carlo Steps

- You need to place specific probes instructing what parameters to record
- We want to check margins versus components variations



Transfer function measurement



Measurement probes

Probe expression

Enter a goal function to define the probe. Use  $V(nnn)$  for voltages and  $I(sss)$  for currents.  $nnn$  and  $sss$  may be any string starting with a letter.

For example, the following will create a histogram of the mean of a single input voltage

Mean1(V(in))

Curve label

Use \$FREF\$ for hierarchical reference




Goal functions

Name
BPBW(data, db_down)
Bandwidth(data, db_down)
CentreFreq(data, db_down)
Duty(data, [threshold])
Fall(data, [start, end])
Frequency(data, [threshold])
GainMargin(data, phaseInstabilityPoint)
HPBW(data, db_down)
LPBW(data, db_down)
Overshoot(data, [start, end])
PeakToPeak(data, [start, end])
Period(data, [threshold])
PhaseMargin(data, phaseInstabilityPoint)
PulseWidth(data, [threshold])
Rise(data, [start, end])
XatNthY(data, yValue, n)
XatNthYn(data, yValue, n)
XatNthYp(data, yValue, n)
XatNthYpct(data, yValue, n)
YatX(data, xValue)
YatXpct(data, xValue)

- ✓ Install special probes with a dedicated goal function
- ✓ Pick the right goal function in the list like PhaseMargin, GainMargin etc.

# Running the Simulations


- Simulations can be run through the Monte Carlo menu using several computing cores




Open-loop gain and phase variations

# Histogram Representation


- SIMPLIS will build the histogram representation of the parameters we've selected
- In this example, all the margins are safe and crossover variations remain narrow



Crossover



Phase margin



Gain margin


# Agenda

---

- SPICE and Power Converters
- The SIMPLIS Approach
- Transfer Functions
- Power Factor Correction
- Interactions with EMI Filter
- Monte Carlo Analysis
- **Digital Compensation**
- Design Example of a Flyback Converter

# Analogue and Digital Compensation

- Stabilizing a control system implies the implementation of a compensation strategy



```

1 import PID
2 import time
3 import os.path
4
5 from OmegaExpansion import AdcExp
6 from OmegaExpansion import pwmExp
7
8 pwmExp.setVerbosity(-1)
9 pwmExp.driverInit()
10 adc = AdcExp.AdcExp()
11
12 targetT = 35
13 P = 10
14 I = 1
15 D = 1
16
17 pid = PID.PID(P, I, D)
18 pid.SetPoint = targetT
19 pid.setSampleTime(1)
20
21 def readConfig ():
22     global targetT
23     with open ('/tmp/pid.conf', 'r') as f:
24         config = f.readline().split(',')
25         pid.SetPoint = float(config[0])
26         targetT = pid.SetPoint
27         pid.setKp (float(config[1]))
28         pid.setKi (float(config[2]))
29         pid.setKd (float(config[3]))
30
31 def createConfig ():

```

- ✓ Passive components suffer drawbacks:
  1. Tolerance, aging
  2. Sensitivity to temperature, humidity



Analogue version

- ✓ No tolerance or age issues
- ✓ Flexibility and optimization
- ❖ Lower crossover systems



Digital implementation

Learning curve



# Testing the Digital Filter Structure


- Verify the ac response of the filter before engaging the coding process
- Use a delay line to replicate the block diagram and check the ac response

$$\frac{Y(z)}{U(z)} = G_0 \frac{1+z^{-1}}{1+b_1z^{-1}} \quad \xrightarrow{\text{Expand}} \quad Y(z) + Y(z)b_1z^{-1} = U(z)G_0 + U(z)G_0z^{-1}$$

$$Y(z) = U(z)G_0 + U(z)G_0z^{-1} - Y(z)b_1z^{-1} \quad \xrightarrow{\text{Rearrange}}$$

$$\xrightarrow{\text{Difference equation}} \quad y[n] = u[n]G_0 + u[n-1]G_0 - y[n-1]b_1$$


- Assemble the blocks to realize the complete architecture




How can we test this configuration?

# SPICE Can Simulate Delays Efficiently

- We know that  $z^{-1}$  can be modeled via a delay line in SIMetrix®



- Then follow the flow-graph blocks to assemble the filter





$$G(s) = \frac{1}{1 + \frac{s}{\omega_p}}$$

\*

```
.param Fs=40k
.param Ts={1/Fs}
.param fp=10k
.param wp={2*pi*fp}
.param wpw={({2/Ts}*tan(wp*Ts/2))}
.param G0={1-2/(Ts*wpw+2)}
.param b1={({Ts*wpw-2})/(Ts*wpw+2)}
*
```

# Plot Continuous-Time and Sampled Responses

- Pole frequency pre-warping offers an excellent matching with the analogue filter



$$G(s) = \frac{1}{1 + \frac{s}{\omega_p}}$$



- ✓ The 10-kHz pole is faithfully reproduced by the digital filter
- ✓ The filter response is validated before coding begins
- ✓ Phase response extends beyond -90° with digital implementation

# SIMPLIS<sup>®</sup> Includes 1<sup>st</sup>-Order Filters Blocks



- A pole-zero equation implemented in SIMPLIS follows the below equation

$$T(z) = \frac{N_1 + N_0 z^{-1}}{1 + D_0 z^{-1}} = N_1 \frac{1 + \frac{N_0}{N_1} z^{-1}}{1 + D_0 z^{-1}} \xrightarrow{\text{Expand}} Y(z) + Y(z) D_0 z^{-1} = U(z) N_1 + U(z) N_0 z^{-1} \xrightarrow{\text{Rearrange}}$$

$$Y(z) = U(z) N_1 + U(z) N_0 z^{-1} - Y(z) D_0 z^{-1}$$

$$y[n] = u[n] N_1 + u[n-1] N_0 - y[n-1] D_0$$


- This is the way the difference equation is implemented



ZOH included

# Simulate the Filter with a Clock Generator

- A pole-zero equation implemented in SIMPLIS follows the below circuit



- The  $z$ -coefficient calculations can be automated

```
*
.VAR fp=10k * pole position *
.VAR fz=1k * zero position *
.VAR H0=0 * dc gain in dB *
.VAR Fsw=100k * sampling frequency *
*
.VAR Tsw=1/Fsw
.VAR H00=10^(H0/20)
.VAR wp=2*pi*fp
.VAR wz=2*pi*fz
```



```
*
.VAR N10=H00*wp*(Tsw*wz+2)/(wz*(Tsw*wp+2))
.VAR N00=H00*wp*(Tsw*wz-2)/(wz*(Tsw*wp+2))
.VAR D00=1-4/(Tsw*wp+2)
* .GLOBALVAR N00=0
* if no zero, set N00= 0 and update N10 with below line *
* .GLOBALVAR N10=H00*(wp*Tsw)/(1+(Tsw*wp/2))
*
```



```
*
* N1 = 7.84848498750381
* N0 = -7.37037054028243
* D0 = -0.521885552778623
*
```


# Sampling Frequency Affects the Response

- The phase drops faster at a 100-kHz sampling frequency



# Simulating a PID Compensator

- We have to map the Laplace-domain PID equation in the  $z$ -domain



- ✓ A type 3 compensator is a *filtered* PID with an extra pole!

$$G_{PID}(s) = \frac{1 + s\left(\frac{\tau_d}{N} + \tau_i\right) + s^2\left(\frac{\tau_d\tau_i}{N} + \tau_d\tau_i\right)}{s \frac{\tau_i}{k_p} \left(1 + \frac{\tau_d}{N}s\right) \left(1 + \frac{s}{\omega_{p_2}}\right)} \quad \text{Extra pole}$$

Filter

Equivalent  $\longleftrightarrow$

$$G_{type3}(s) = \frac{\left(1 + \frac{s}{\omega_{z_1}}\right) \left(1 + \frac{s}{\omega_{z_2}}\right)}{\frac{s}{\omega_{po}} \left(1 + \frac{s}{\omega_{p_1}}\right) \left(1 + \frac{s}{\omega_{p_2}}\right)}$$

# A Ready-Made PID Block in SIMPLIS

$$G(z) = K_p + \frac{K_i}{A_i(z)} + \frac{K_d A_d(z)}{\gamma K_d A_d(z) + 1}$$

↑  
Internal  $z$  transfer functions  
computed with forward- or  
backward-Euler or Tustin

From type 3 conversion

$$K_p = k_p \quad K_i = k_i T_s \quad K_d = \frac{k_d}{T_s}$$

$$\gamma = \frac{1}{\omega_{p1} k_d} \quad 0 \leq \omega_{p1,z} \leq 1 \rightarrow \gamma k_d \geq \begin{cases} 1 & \text{Forward-Euler} \\ 0 & \text{Backward-Euler} \\ 0.5 & \text{Tustin} \end{cases}$$


Pole must lie in unity circle

- $f_c = 1 \text{ kHz}$
- $G_{f_c} = 0 \text{ dB}$
- $f_{z1} = 200 \text{ Hz}$
- $f_{z2} = 600 \text{ Hz}$
- $f_{p1} = 21 \text{ kHz}$
- $f_{p2} = 21 \text{ kHz}$

Externally implemented

- $G_0 = 1.99$
- $K_p = k_p = 2.643$
- $K_i = k_i T_s = 2.509m$
- $K_d = \frac{k_d}{T_s} \approx 510$
- $\gamma = \frac{1}{\omega_{p1} k_d} = 15m$


Compute PID coefficients



You can choose and combine mapping functions


# The Sampled PID Response is Close to that of Type 3

- Responses between the PID block and the time-continuous function are very close
- With a 1-MHz sampling frequency, phase degradation is beyond the 1-kHz crossover




# Practical Implementation with a Buck Converter

- This buck converter is compensated for a 10-kHz crossover and switches at 250 kHz




# Open-Loop Gain in a Fraction of Seconds

- The crossover is close to our 10-kHz target with an excellent phase margin



# Digital Control with System Designer

- You can go one *step beyond* with System Designer for hardware-like compensation
- The program lets you assemble digital blocks representative of the final implementation



- ✓ Compatible with ac and POP for small-signal studies
- ✓ Adjust the number of clock cycles linked to specific operations
- Closer to the real hardware

Next step




# Agenda

---

- SPICE and Power Converters
- The SIMPLIS Approach
- Transfer Functions
- Power Factor Correction
- Interactions with EMI Filter
- Monte Carlo Analysis
- Digital Compensation
- Design Example of a Flyback Converter

# Designing a Flyback Converter


- We are going to design a universal-mains 60-W flyback converter delivering 12 V/5 A
- The study is divided in three parts: front-end, converter and control loop



# The Front-End Rectifying Section

- The mains is rectified with a diode bridge and converted to a dc voltage
- A bulk capacitor plays the role of an energy reservoir when the input sine decreases
- The utmost important parameter is the worst-case rms current

$$C_{bulk} = \frac{2P_{out} \left[ \frac{1}{4F_{line}} + \frac{\sin^{-1}\left(\frac{V_{min}}{V_{peak}}\right)}{2\pi F_{line}} \right]}{\eta(V_{peak}^2 - V_{min}^2)} \approx 93 \mu\text{F}$$


➔
 Choose 100  $\mu\text{F}$

$$I_{C,rms} = I_{avg} \sqrt{\frac{2}{3F_{line}t_d} - 1} = 1.2 \text{ A rms}$$

$V_{in} = 85 \text{ V rms}$


- Chose the component based on its rms capability at the worst-case temperature

( $\mu\text{F}$ )	( $\phi\text{D}$ )	(L)	ripple (mA rms)	$\tan \delta$	endurance (hours)					Panasonic part-number
100	18.0	40.0	2060	0.24	10000	0.8	7.5	—		EEUEE2G101




$$r_c = \frac{\tan \delta}{2\pi \cdot 120 \cdot 100u} = 3.4 \Omega$$

$$P_d = 1.16^2 \cdot 3.4 \approx 4.6 \text{ W}$$

↑
 sims
 

# Implement a Constant-Power Load

- The load is the downstream converter which keeps a constant output power
- This is important to increase the absorbed current as the rectified voltage drops



	Voltage	Current
1	0	0
2	49	0.001
3	50	1.34
4	60	1.116666667
5	70	0.957142857
6	80	0.8375
7	90	0.7444444444
8	100	0.67
9	110	0.609090909
10	120	0.5583333333
11	130	0.515384615

$P = 67 \text{ W}$


Entry mode:  Arbitrary  Symmetric



Initial segment:

- A PWL resistance mimics the constant-power load with values calculated by Excel

# Determining the Valley Voltage

- The converter shall deliver its nominal current down the rectified valley voltage
- It can imply an oversize of the converter if the ripple is too large – OPP issue
- Increasing the bulk capacitance is a possibility to increase the minimum voltage





Label	Legend
Ibulk	
Vbulk	

Curve label	Name	Value
Ibulk	RMS/cycle	1.1675469A

# Check Hold-Up Time

- If the mains disappears, the bulk capacitor must maintain the dc rail for some time
- The converter shall continue operation for 10 ms in the worst case
- You may need to increase the capacitance to meet this goal



- ✓ The 180- $\mu$ F capacitor brings 14 ms of hold-up time
- ✓ Rms current is 1.1 A and 88 V is the valley at 85  $V_{ac}$

# Determine Primary Inductance Value

- The primary-side inductance sets the operating mode at nominal load current
- ✓ Too small an inductance yields to a high peak current and large conduction losses
- ✓ Too high the inductance will lead to slow converter with a low-frequency RHPZ

Adjust ripple →  $\delta I_r = \frac{\Delta I_L}{I_{L,avg}} = 1$

$N_{turns} := \frac{k_c \cdot (V_{out} + V_f)}{BV_{dss} \cdot k_d - V_{os} - V_{bulkmax}} = 0.103$  transformer turns ratio

$L_p := \frac{\eta \cdot V_{bulkmin}^2 \cdot \left(\frac{V_{out} + V_f}{N_{turns}}\right)^2}{\delta I_r \cdot F_{sw} \cdot P_{out} \cdot \left[ V_{bulkmin} + \left(\frac{V_{out} + V_f}{N_{turns}}\right) \right] \cdot \left[ \left(\frac{V_{out} + V_f}{N_{turns}}\right) + \eta \cdot V_{bulkmin} \right]} = 556.424 \mu\text{H}$



Adjust ripple →  $L_{leak} := L_p \cdot k_{leak} = 3.339 \mu\text{H}$  leakage inductance

$V_{clamp} := k_c \cdot \frac{V_{out} + V_f}{N_{turns}} = 157.5\text{V}$  selected clamp voltage

$BV_{DSS} = 650\text{V}$   
 $IPP65R190C7$

$I_{D,rms} = 0.87\text{A rms}$

$P_{D,cond} \approx 0.4\text{W}$

Determine RHP zero position

$$f_{RHPZ} = \frac{(1 - D_{max})^2 R_{load}}{2\pi D_{max} L_p N_{turns}^2} \approx 34\text{ kHz}$$

$$f_c < 30\% \cdot f_{RHPZ}$$

$$f_c < 10\text{ kHz}$$

Choose 2-3 kHz

# Determine Secondary-Side Ripple

- It is important to assess the secondary-side rms current
- Determine power dissipated in the diode
- Determine rms current in the capacitor



Peak Inverse Voltage:

$$PIV := V_{\text{bulkmax}} \cdot N_{\text{turns}} = 38.536V$$



Secondary Peak Current:


$$I_{\text{secpeak}} := \frac{I_{\text{LpeakM}}}{N_{\text{turns}}} = 17.41A$$

Secondary rms current:

$$I_{\text{secrms}} := \sqrt{(1 - D_{\text{max}}) \left( I_{\text{secpeak}}^2 - \frac{I_{\text{secpeak}} \cdot \Delta I_L}{N_{\text{turns}}} + \frac{\Delta I_L^2}{N_{\text{turns}}^2 \cdot 3} \right)} = 7.886A$$

Diode power dissipation:

$$P_{\text{diode}} := I_{\text{out}} \cdot V_f = 2.25W$$



$$P_d = V_{T0} I_{d, \text{avg}} + r_d I_{d, \text{rms}}^2$$

$$P_d \approx V_f I_{\text{out}}$$



Maximum ESR value:



$$R_{\text{ESR}} := \frac{V_r}{I_{\text{secpeak}}} = 0.014\Omega \quad \text{ESR at 100 kHz}$$

Capacitor rms current:

$$I_{\text{Crms}} := \sqrt{I_{\text{secrms}}^2 - I_{\text{out}}^2} = 6.098A$$

Capacitor dissipation:


$$P_C := I_{\text{Crms}}^2 \cdot R_{\text{ESR}} = 0.534W$$



Secondary rms current sizes the wire gauge


# Simulating the Basic Converter

- The current-mode structure compensation can be automated
- Verify the operating point is correct at the lowest input voltage (88 V)



# Looking at the Compensation Strategy

- A current-mode converter can be stabilized with a type 2 compensator
- It can boost the phase up to 90° with a zero and a pole adequately placed
- Start with the frequency response at the lowest dc input voltage



Automate calculations




```


Enter text
*
* Enter values extracted from the plant Bode plot
*
* .VAR Gfc=-7 * magnitude at crossover *
* .VAR PS=-75 * phase lag at crossover *
* From Bode plot
*
* Enter Design Goals Information Here *
*
* .VAR fc=2k * targeted crossover *
* .VAR PM=60 * choose phase margin at crossover *
*
* Enter the Values for Vout and Bridge Bias Current *
*
* .VAR Ibias=250u
* .VAR Vref=2.5
* .VAR Rlower=Vref/Ibias
* .VAR Rupper=(Vout-Vref)/Ibias
*
* Optocoupler specifications *
*
* .GLOBALVAR Rpullup=20k * check with the selected control chip *
* .GLOBALVAR Fopto=6k
* .GLOBALVAR Copto=1/(2*pi*Fopto*Rpullup)
* .GLOBALVAR CTR=0.33
*
* .VAR VL=0.2
* .VAR VCESat=0.3
* .VAR Vdd=5
* .VAR Vf=1
* .VAR A=Vout-Vf-VL
* .VAR B=Vdd-VCESat
* .VAR Rmax=(A/B)*Rpullup*CTR
*
* Do not edit the below lines *
*
* .VAR boost=PM-PS-90
* .VAR fp=(tan(boost*pi/180)+sqrt((tan(boost*pi/180)^2+1))*fc
* .VAR fz=fc^2/fp
* .VAR G=10^(Gfc/20)
* .VAR RLED=CTR*Rpullup/G
* .VAR C1a=1/(2*pi*fz*Rupper)
* .VAR C2a=1/(2*pi*fp*Rpullup)
* .VAR C1b=C1a*G
  
```

# The Compensation Path Includes the Optocoupler


- The type 2 compensator can be built around a TL431 and an optocoupler
- The optocoupler exhibits a current transfer ratio and a low-frequency pole
- Always thoroughly characterize the optocoupler including its ac response



Copto = 2 nF  
CTR = 0.3




Characterize the opto




# Assess Compensated Open-Loop Gain

- Once the stabilization strategy is selected, check crossover and phase margin
- ✓ Verify margins in low- and high-line operating conditions




Curve label	Name	Value
Loop Gain	Gain Crossover Frequency	1.8814254kHz
Loop Gain	Gain Margin	18.964765dB
Loop Phase	Phase Margin	56.852504degrees




Curve label	Name	Value
Loop Gai...	Gain Crossover Frequency	2.9225618kHz
Loop Gai...	Gain Margin	25.879044dB
Loop Pha...	Phase Margin	62.721606degrees

# Transient Response at Low- and High-Line Inputs

- Once the converter is stabilized and shows good margins, run transient tests
- Check undershoots are acceptable for the downstream load




$V_{in} = 88\text{ V}$



$V_{in} = 375\text{ V}$


# Look at the Big Picture

- It is now interesting to look at the same converter but powered from the mains
- See the effect of input ripple on variables




# Looking at the Start-Up Sequence

- The start-up sequence takes a simulation time of 30 s for a 100-ms run



# Check the Contribution of the Combined Currents

- The bulk rms current is made of low- and high-frequency ripple



$V_{in} = 85 \text{ V rms}$

# Conclusion

---

- Simulating your power supply is an important part of the design flow
- SPICE simulation is an option but simulation time and lack of switching ac analysis is a problem
- SIMPLIS with its PWL engine delivers results in a flashing time
- ✓ An averaged model is no longer necessary and ac response is available from switching circuits
- ✓ It is a particularly-interesting features for resonant converters for which modeling is difficult
- Having the ability to test digital compensators before coding is an advantage
- Quick simulation is also a tremendous advantage for power correction circuits